[10/6/2018] As agreed upon today in the lecture, Quiz 1 will take place on Monday (11/6/2018) during the 3rd slot. It will cover the contents of the first three lectures, except for the NAND and NOR gate implementations.
Assignment 1 is now posted online. Its deadline is 18/6/2018.
Welcome to the Digital Logic Design course!